

Fig. 1A

091627632.072800




Fig. 1B




Fig. 1C

008270-28942960




Fig. 2

008270-2892950




Fig. 3

000240-28942960




Fig. 4




Fig. 5

008270-2892960

003240-2892950





Fig. 6




NOTE: Each READ command may be to either bank. DQM is LOW.

DON'T CARE

Fig. 7


003270-072960



NOTE: Each READ command may be to either bank. DQM is LOW.

☒ **DON'T CARE**

Fig. 8



NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

 DON'T CARE

Fig 9

008270-289/2960

00327602-072950




Fig. 10

003270-289/2960





Fig. 11



NOTE: A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW. A READ to the bank undergoing the WRITE ISM operation may output invalid data. See Tables 4 and 5.

 DON'T CARE

Fig. 12

008270" 2892960

Coming out of a power-down sequence (active),
 t_{CKS} (CKE setup time) must be greater than or equal to 3ns.





Fig. 13



NOTE: For this example, CAS latency = 2, burst length = 4 or greater, and DQM is LOW.

 DON'T CARE

Fig. 14


ADDRESS RANGE

		Bank	Row	Column
Bank 3	3	FFF	FFH	256K-Word Block 14
	3	C00	00H	
	3	BFF	FFH	
	3	800	00H	
Bank 2	2	7FF	FFH	256K-Word Block 13
	2	400	00H	
	2	3FF	FFH	
	2	000	00H	
Bank 1	1	FFF	FFH	256K-Word Block 12
	1	C00	00H	
	1	BFF	FFH	
	1	800	00H	
Bank 0	0	7FF	FFH	256K-Word Block 11
	0	400	00H	
	0	3FF	FFH	
	0	000	00H	
Bank 3	3	FFF	FFH	256K-Word Block 10
	3	C00	00H	
	3	BFF	FFH	
	3	800	00H	
Bank 2	2	7FF	FFH	256K-Word Block 9
	2	400	00H	
	2	3FF	FFH	
	2	000	00H	
Bank 1	1	FFF	FFH	256K-Word Block 8
	1	C00	00H	
	1	BFF	FFH	
	1	800	00H	
Bank 0	0	7FF	FFH	256K-Word Block 7
	0	400	00H	
	0	3FF	FFH	
	0	000	00H	
Bank 3	3	FFF	FFH	256K-Word Block 6
	3	C00	00H	
	3	BFF	FFH	
	3	800	00H	
Bank 2	2	7FF	FFH	256K-Word Block 5
	2	400	00H	
	2	3FF	FFH	
	2	000	00H	
Bank 1	1	FFF	FFH	256K-Word Block 4
	1	C00	00H	
	1	BFF	FFH	
	1	800	00H	
Bank 0	0	7FF	FFH	256K-Word Block 3
	0	400	00H	
	0	3FF	FFH	
	0	000	00H	
Bank 3	3	FFF	FFH	256K-Word Block 2
	3	C00	00H	
	3	BFF	FFH	
	3	800	00H	
Bank 2	2	7FF	FFH	256K-Word Block 1
	2	400	00H	
	2	3FF	FFH	
	2	000	00H	
Bank 1	1	FFF	FFH	256K-Word Block 0
	1	C00	00H	
	1	BFF	FFH	
	1	800	00H	
Bank 0	0	7FF	FFH	256K-Word Block 0
	0	400	00H	
	0	3FF	FFH	
	0	000	00H	

~210

~220

Word-wide (x16)



Software Lock = Hardware-Lock Sectors
RP# = V_{HH} to unprotect if either the
block protect or device protect bit is set.



Software Lock = Hardware-Lock Sectors
RP# = V_{CC} to unprotect but must be V_{HH}
if the device protect bit is set.

See BLOCK PROTECT/UNPROTECT SEQUENCE for
detailed information.

Fig. 15




Fig. 16

00000000000000000000000000000000




Fig. 17

```

graph TD
    Start([Start]) --> Load[LOAD COMMAND REGISTER 20H]
    Load --> Active[ACTIVE Row Address]
    Active --> Protected{Block Protected?}
    Protected -- YES --> RP[RP# = VHH]
    Protected -- NO --> Write[WRITE D0H]
    RP --> Write
    Write --> Status[Status Register]
    Status --> SR7{SR7 = 1}
    SR7 -- NO --> Write
    SR7 --> Check[Complete Status Check (optional)]
    Check --> Complete([ERASE Complete])
  
```

Fig. 18




Fig. 19




Fig. 20




Fig. 21

008270 2892960




Fig. 22




Fig. 23




Fig. 24

000270" 2892960




Fig. 25




Fig. 26

00627682-072800




Fig. 27

003240-2892960

00027682-072000




Fig. 28

The diagram shows the timing relationships between several signals over eight clock cycles (T0 to T8). The signals are:

- CLK**: Clock signal with period t_{CK} and high/low pulse widths t_{CH} and t_{CKH} .
- CKE**: Clock Enable signal, active low. Setup t_{CKS} and hold t_{CKH} times are shown relative to CLK.
- COMMAND**: Memory command signal. It shows an ACTIVE period followed by NOP (No Operation) periods. Setup t_{CMS} and hold t_{CMH} times are indicated relative to the clock.
- DQM**: Data Mask signal, active low. It is shown during the ACTIVE and READ periods.
- A0-A11**: Address bus. It shows ROW and COLUMN phases with setup t_{AS} and hold t_{AH} times.
- BA**: Bank Address signal. It shows BANK phases with setup t_{AS} and hold t_{AH} times.
- DQ**: Data bus. It shows data output for READ operations. Setup t_{AC} and hold t_{OH} times are shown relative to the clock. Zeros (t_Z) are shown for the first and last data cycles.

Key timing parameters and intervals are labeled:

- t_{CD} : Row to Column Delay (from ACTIVE to first data output).
- CAS Latency**: Delay from the clock edge to the first data output.
- t_{AC} : Access time (from command to data output).
- t_{OH} : Output hold time (from data output to next command).
- t_Z : Zero time (from data output to next command).

Legend:

- DON'T CARE
- UNDEFINED

Frg. 29




Fig. 30




Fig. 31




Fig. 32

09627682-072800